“Mask features at below 80 nm occur frequently at 20-nm logic nodes and below. Increasingly sophisticated technologies are required to print these features accurately on mask,” stated Naoya Hayashi, ...
Concept of mask/wafer co-optimization by moving the shot with mask and wafer double simulation to minimize wafer error. VSB shot configurations and its corresponding ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results