Master the 2:1 Multiplexer! 🔀⚡ | Verilog Code + Testbench + Waveform (Vivado FPGA Tutorial) Review
0:22
YouTubeSly Fox electronics
Master the 2:1 Multiplexer! 🔀⚡ | Verilog Code + Testbench + Waveform (Vivado FPGA Tutorial) Review
🔀 Ready to master one of the most important building blocks in digital electronics? In this video, we design a 2-to-1 Multiplexer (MUX) from scratch using Verilog HDL in Xilinx Vivado. You'll first learn how the multiplexer works at the circuit level, then implement it using behavioral Verilog, create a testbench, and finally verify the ...
222 views1 month ago
Shorts
LÀM CHIP KHÓ LẮM SAO? LỘ TRÌNH 6 BƯỚC ĐỂ TRỞ THÀNH KỸ SƯ THIẾT KẾ IC! ⸻ 1. Thiết kế IC là gì? \t•\tThiết kế IC (Integrated Circuit) là quá trình biến ý tưởng thành vi mạch điện tử. \t•\tGồm 2 mảng chính: \t•\tFront-end: Thiết kế logic – viết code mô tả phần cứng (Verilog/VHDL). \t•\tBack-end: Triển khai layout – thiết kế hình dạng vật lý con chip. ⸻ 2. Lộ trình học chi tiết – Từng bước thực tế: Bước 1: Nắm chắc kiến thức điện tử cơ bản \t•\tMạch điện – điện tử: Op-amp, logic gates, CMOS, MOSFET.
0:54
65.2K views
LÀM CHIP KHÓ LẮM SAO? LỘ TRÌNH 6 BƯỚC ĐỂ TRỞ THÀNH KỸ SƯ THIẾT KẾ
ongbobitcoin
Synthesizable vs Non Synthesizable Verilog #cadence #chipdesign
1:03
1.9K views
Synthesizable vs Non Synthesizable Verilog #cadence #chipdesign
Cadence Design Systems
Verilog Tutorial
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginners
2:52
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginners
YouTubeChip Logic Studio
688 views5 months ago
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL)
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL)
YouTubeSly Fox electronics
635 views6 months ago
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
2:55
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
YouTubeChip Logic Studio
116 views5 months ago
Top videos
Resistor Modeling in Verilog-A #verilog #vlsi
1:13
Resistor Modeling in Verilog-A #verilog #vlsi
YouTubeCadence Design Systems
654 views1 month ago
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL) [short]
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL) [short]
YouTubeSly Fox electronics
84 views2 months ago
Trigger Events on Time with @timer operator #eda #cadence #chipdesign
1:03
Trigger Events on Time with @timer operator #eda #cadence #chipdesign
YouTubeCadence Design Systems
279 views1 month ago
Verilog Examples
Verilog Timing Control | Delay Control and Event Synchronization
2:51
Verilog Timing Control | Delay Control and Event Synchronization
YouTubeChip Logic Studio
227 views7 months ago
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
1:24
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
YouTubeCadence Design Systems
1.1K views4 months ago
Verilog coding technique - part 7 || All about VLSI ||
0:54
Verilog coding technique - part 7 || All about VLSI ||
YouTubeALL ABOUT VLSI
1.4K views5 months ago
Resistor Modeling in Verilog-A #verilog #vlsi
1:13
Resistor Modeling in Verilog-A #verilog #vlsi
654 views1 month ago
YouTubeCadence Design Systems
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL) [short]
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL) [short]
84 views2 months ago
YouTubeSly Fox electronics
Trigger Events on Time with @timer operator #eda #cadence #chipdesign
1:03
Trigger Events on Time with @timer operator #eda #cadence #chipdesign
279 views1 month ago
YouTubeCadence Design Systems
Synthesizable vs Non Synthesizable Verilog #cadence #chipdesign
1:03
Synthesizable vs Non Synthesizable Verilog #cadence #chipdesign
1.9K views4 months ago
YouTubeCadence Design Systems
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginners
2:52
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginners
688 views5 months ago
YouTubeChip Logic Studio
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
2:57
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
1.5K views5 months ago
YouTubeChip Logic Studio
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
2:55
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
116 views5 months ago
YouTubeChip Logic Studio
1:24
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
1.1K views4 months ago
YouTubeCadence Design Systems
0:54
Verilog coding technique - part 7 || All about VLSI ||
1.4K views5 months ago
YouTubeALL ABOUT VLSI
2:29
Encoder in Verilog HDL with Testbench | RTL Simulation for VLSI Interviews
130 views6 months ago
YouTubeChip Logic Studio
1:07
Digital Versus Analog: Inverter Modeling, Unpacked #vlsi #coding #asicdesign
633 views2 months ago
YouTubeCadence Design Systems
0:54
LÀM CHIP KHÓ LẮM SAO? LỘ TRÌNH 6 BƯỚC ĐỂ TRỞ THÀNH KỸ SƯ THIẾT KẾ IC! ⸻ 1. Thiết kế IC là gì? \t•\tThiết kế IC (Integrated Circuit) là quá trình biến ý tưởng thành vi mạch điện tử. \t•\tGồm 2 mảng chính: \t•\tFront-end: Thiết kế logic – viết code mô tả phần cứng (Verilog/VHDL). \t•\tBack-end: Triển khai layout – thiết kế hình dạng vật lý con chip. ⸻ 2. Lộ trình học chi tiết – Từng bước thực tế: Bước 1: Nắm chắc kiến thức điện tử cơ bản \t•\tMạch điện – điện tử: Op-amp, logic gates, CMOS, MOSFET.
65.2K viewsApr 25, 2025
TikTokongbobitcoin
0:10
Engineer's Guide to Coding and Electronics for Women in STEM
61.9K viewsSep 14, 2023
TikTokaiszzyelectronics
0:15
FPGA para aplicaciones espaciales
18.2K viewsJun 29, 2025
TikTokcapsula.electronica
0:49
You NEED a complete and up to date LinkedIn profile in 2026. LinkedIn is essentially a search engine for recruiters—if your profile doesn’t have the right keywords, you won’t be found or considered for interviews. To fix this, you need to: 🔑 Target Keywords: Add technical skills like (ex. Python, Verilog, or UVM) to your headline, about section, and experience. 🖼️ Build a Portfolio: Don’t just list skills—post photos of your hardware builds or screen recordings of your code. 📄 Pin Your Resume
4K views7 months ago
TikTokengcalebj28
0:12
FPGA Project: 7 Segment LED Display with Verilog
5.9K views11 months ago
TikTokfurt_tech
0:10
Stratosky FPGA - Rumbo a México
3.3K views7 months ago
TikTokcapsula.electronica
0:35
FPGAs Peruanas: Prototipo Oficial y Entrenamiento
10.7K viewsNov 12, 2024
TikTokcapsula.electronica
0:52
Verilog coding techniques - part 8 || All about VLSI ||
2.2K views5 months ago
YouTubeALL ABOUT VLSI
See more
Static thumbnail place holder